

# AMD IN HPC

André Heidekrueger HPC Presales Engineer AMD EMEA


November 2011



### AMD IN TOP 500 – JUNE 2011 LIST


- 22 of the 50 fastest supercomputers on the TOP500 list are using AMD's CPU and/or GPU technology.
- 66 systems on the TOP500 are powered by AMD Opteron<sup>™</sup> processors, and some new ones coming soon

### THE DIE | Photograph



AMD

# THE DIE | Floorplan (315 mm<sup>2</sup>)





### COMPUTE UNIT - OPTIMIZED PERFORMANCE/WATT

#### **Leadership Multi-Threaded Micro-Architecture**

#### **Full Performance From Each Core**

- Dedicated execution units per core
  - Up to 128 Instructions/Core in flight/Cycle/Core
- No shared execution units as with SMT

#### High Frequency / Low-Power Design

- Core Performance Boost
  - "Boosts" frequency of cores when available power allows
  - No idle core requirement
- Power efficiency enhancements
  - Significantly reduced leakage power
    - 32nm, Hi-K metal gate
  - More aggressive dynamic power mgt
    - Memory Power Capping
    - Northbridge P-States

#### **Virtualization Enhancements**


- Faster switching between VMs
  - TLB Flush by ASID, VM State Caching, Decode Assists
- AMD-V extended migration support

#### Shared Double-sized FPU

- Amortizes very powerful 256-bit unit across both cores
  - Includes FMAC

#### Improved IPC


- Micro-architecture and ISA enhancements
  - SSE4.1/4.2, AVX 1.0/1.1, SSSE3, AES, LWP, XOP, FMA4
  - Independent Core/FP Schedulers, Deeper Buffers, Larger Caches, Branch Fusion, Aggressive Pre-fetching, High Degree of Thread Concurrency Throughout



### AMD OPTERON™ 6200 SERIES PROCESSOR ("INTERLAGOS")

Multi- Chip Module (MCM) Package Same platform as AMD Opteron<sup>™</sup> 6100 Series processor.

AMD



4 DDR3 memory channels supporting LRDIMM, ULV-DIMM, UDIMM, & RDIMM



### A BROAD PORTFOLIO OF "INTERLAGOS" PRODUCTS



OPTERON	OPTERON	OPTERON	OPTERO
AMD	AMD	AMD	AMD
OPTERON	OPTERON	OPTERON	OPTERO
AMD	AMD	AMD	AMD





Four Core AMD Opteron™ 6200 Series Processors

Huge memory bandwidth per core Eight Core AMD Opteron™ 6200 Series Processors

Blend of cores and

memory with an

edge on memory

bandwidth

Twelve Core AMD Opteron™ 6200 Series Processors

Blend of cores and memory with a little more computation muscle Sixteen Core AMD Opteron™ 6200 Series Processors

The industry's only 16-core x86 processor for massive thread density





7 | Grid Computing Seminar 2011

# FLEX FP: MORE FLEXIBLE TECHNICAL PROCESSING

Fetch

AMD






\*FMAC can execute an FMA4 execution (a=b+c\*d) in one cycle vs. 2 cycles that would be required for FMA3 or standard SSE floating point calculation.

### FLEX FP

	AMD Opteron™ 6100 Series FPU	<sup>™</sup> Intel Sandy Bridge	AMD Opteron™ 6200 Series FlexFP
Execute 128-bit FP	✓	✓	✓
Support SSSE3, SSE4.1, SSE4.2		✓	✓
Execute 128-bit AVX		✓	✓
Execute 256-bit AVX		✓	✓
Execute two 128-bit SSE or AVX ADD instructions in 1 cycle			✓
Execute two 128-bit SSE or AVX MUL instructions in 1 cycle			✓
Switch between SSE and AVX instructions without penalty			✓
Execute FMA operations (A=B+C*D)			✓
Supports XOP			✓
FLOPs per cycle (128-bit FP)	48	32	64
FLOPS per cycle (128-bit AVX)	-	32	64
FLOPS per cycle (256-bit AVX)	-	64	64



Two 128-bit FMACs shared per module, allowing for dedicated 128-bit execution per core or shared 256-bit execution per module

Sandybridge information from http://software.intel.com/en-us/avx/



## **NEW "BULLDOZER" INSTRUCTIONS**

Instructions	Applications/Use Cases
SSSE3, SSE4.1, SSE4.2 (AMD and Intel)	<ul> <li>Video encoding and transcoding</li> <li>Biometrics algorithms</li> <li>Text-intensive applications</li> </ul>
AESNI PCLMULQDQ (AMD and Intel)	<ul> <li>Application using AES encryption</li> <li>Secure network transactions</li> <li>Disk encryption (MSFT BitLocker)</li> <li>Database encryption (Oracle)</li> <li>Cloud security</li> </ul>
AVX (AMD and Intel)	<ul> <li>Floating point intensive applications:</li> <li>Signal processing / Seismic</li> <li>Multimedia</li> <li>Scientific simulations</li> <li>Financial analytics</li> <li>3D modeling</li> </ul>
FMA4 (AMD Unique)	HPC applications
XOP (AMD Unique)	<ul> <li>Numeric applications</li> <li>Multimedia applications</li> <li>Algorithms used for audio/radio</li> </ul>

Software that currently supports SSSE3, SSE4.1, SSE4.2, AESNI, and AVX should run on "Bulldozer."

- No recompile of code if the software only checks ISA feature bits
- Recompile needed if software also checks for processor type

For FMA4 or XOP, software will need to be written to call specific instructions or be compiled with a compiler that will automatically generate code that leverages these instructions.

AMD

#### **COMPILER SUPPORT** AMD Opteron<sup>™</sup> 6200 Series Processors

Compiler	Status	Support for SSSE3, SSE4.1/4.2, AVX (Intel and AMD)	Support for FMA4, XOP (AMD)	Options to auto generate code with new instruction support
Microsoft Visual Studio 2010 SP1	Available	Yes	Yes	No
GCC 4.5, 4.6	Available	Yes	Yes	Yes
Open64 4.2.5	Available	Yes	Yes	Yes
PGI 11.6, 11.7	Available	Yes	No	Yes (for SSSE3, SSE4.1/4.2, AVX)
PGI 11.9	In Development	Yes	Yes	Yes
ICC 12*	Available	Yes (but ICC runtime fails on AMD processors)	No	Yes (but ICC runtime fails on AMD processors)

\*Intel has an –mAVX flag which is designed to run on any x86 processor; however, the ICC runtime makes assumptions about cache line sizes and other parameters that causes code not to run on AMD processors


### ACML SUPPORT / A CLOSER LOOK AMD Opteron™ 6200 Series Processors

	Linear Algebra	Fast Fourier Transforms (FFT)	Others	Compiler Support
ACML 5.0 (Aug 2011) <i>Alpha available NOW</i>	<ul> <li>SGEMM (single precision)</li> <li>DGEMM (double precision)</li> <li>L1 BLAS</li> </ul>	<ul> <li>Complex-to- Complex (C-C) single precision FFTs</li> </ul>	<ul> <li>Random Number Generators</li> <li>AVX compiler switch for Fortran</li> </ul>	<ul> <li>Alpha support for gcc 4.6 and Open64 4.2.5</li> <li>PGI 11.8 and ICC 12 added with ACML 5.0 production release</li> <li>Cray to begin deployment of ACML with their compiler with ACML 5.0</li> </ul>
ACML 5.1 (Dec 2011)	<ul> <li>CGEMM (complex single decision)</li> <li>ZGEMM (complex double precision)</li> </ul>	<ul> <li>Real-to-complex (R-C) single precision FFTs</li> <li>Double precision C-C and R-C FFTs</li> </ul>		All compilers listed for ACLM 5.0 will be supported

#### For additional information on ACML, go to:

http://developer.amd.com/libraries/acml/pages/default.aspx

### UP TO 33% MEMORY THROUGHPUT INCREASE\* AMD Opteron<sup>™</sup> 6200 Series Processors



- New redesigned Northbridge controller
- 1600 MHz DDR-3 support
- LR-DIMM support
- 1.25V LV-DDR3 support
- New memory power management features:
  - Aggressive power down
  - Partial channel power down
  - And memory power capping

\*Based on measurements by AMD labs as of 8/9/11. Comparison is AMD Opteron 6200 Series with DDR3-1600 vs. AMD Opteron 6100 Series with DDR3-1333. See substantiation section for config info.



### POWER EFFICIENCY OVER VIEW


Consistent Power and Thermals




AMD Opteron™ 6200 Series fits into the same general thermal range as previous generation Reduces processor power at idle by up to 46%\*

Enables more control for IT

#### Intelligent Circuit Design



Minimizes the number of active transistors for lower power and better performance



C6 power state

Shuts down clocks and power to idle cores



#### **TDP Power Cap**

Set thermal design power (TDP) to meet power and workload demands for more flexible, denser deployments

\*See processor power savings slide in substantiation section




### POWER MANAGEMENT | P-states, AMD Turbo CORE

Core P-states specify multiple frequency and voltage points of operation

- Higher frequency P-states deliver greater performance but require higher voltage and thus more power
- The hardware and operating system vary which P-state a core is in to deliver performance as needed, but use lower frequency P-states to save power whenever possible

AMD Turbo CORE: when the processor is below its power/thermal limits the frequency and voltage can be boosted above the normal maximum and stay there until it gets back to the power/thermal limits



VOLTAGE


1.1

1.2




1.3

## OVERVIEW OF P-STATES, APM, AND LIMITS





### AMD TURBO CORE TECHNOLOGY



increase clock speeds by 300 to 500 MHz across all cores.

Max Turbo Boost

**Boost** 

When a lightly threaded workload sends half the Bulldozer modules into C6 sleep state but also requests max performance, AMD Turbo CORE technology can increase clock speeds by up to 1 GHz across half the cores.

### "BULLDOZER" POWER: TDP POWER CAP

## **Power Capping Power Thresholds**<sup>1</sup>

Can allow the user to set the maximum processor power ceiling via BIOS<sup>2</sup> or APML<sup>3</sup>.



AMD

# What's the Benefit?


- More control over power settings
- Flexibility to set power limits without capping CPU frequencies<sup>4</sup>

<sup>1</sup>Planned support in "Bulldozer" processors <sup>2</sup>For platforms where TDP power capping feature is enabled in the system BIOS <sup>3</sup>For platforms that have designed in APML platform support <sup>4</sup>TDP power capping can still allow the processor to operate a maximum specified frequency

### **REDUCING POWER LEAKAGE** ENHANCED NEAR ZERO POWER CORE STATE WITH "C6"


### AMD Opteron 6100 & 4100 Series Processors

Single power plane, all cores powered at all times




### 'Interlagos' & 'Valencia' Processors

Single power plane, but each module can be turned on and off



AMD

## "BULLDOZER" POWER: C6 POWER STATE



All cores running workloads; core/module frequency can run independently to save power

No cores running workloads; core/module frequency reduced to 800MHz to save more power

After a set idle time L2 cache is flushed to L3, allowing cores to 'sleep' to save power while maintaining MP coherency

On "Bulldozer" any idle module can independently enter 'C6', gating power up to 95% for considerable power savings; module state is saved to DRAM

In addition to reducing memory and I/O power, 'C6' further reduces core power on "Bulldozer" vs. current core in C1e



Consumption

Power

of

eve

Decreasing

## **GENERATIONAL COMPARISONS**

	AMD Opteron™ 6100 Series Processors	AMD Opteron™ 6200 Series Processors
Cores	8 or 12 core	4, 8, 12 or 16 core
Cache (L2 per core / L3 per die)	512KB / 6MB	2MB (shared between 2 cores) / 8MB
Memory Channels and speed	four; up to 1333MHz	four; up to 1600MHz
Floating point capability	128-bit FPU per core (FADD/FMUL)	128-bit dedicated FMAC per core or 256-bit AVX shared between 2 cores
Integer Issues Per Cycle	3	4
Turbo CORE Technology	No	Yes (+500MHz with all cores active)
Power (ACP)	65W, 80W, 105W	TBD (planned 65W, 80W, 105W)
New Instruction Sets		SSSE3, SSE 4.1/4.2, AVX, AES, FMA4, XOP, PCLMULQDQ
Power Gating	AMD CoolCore™, C1E	AMD CoolCore™, C1E, C6
Process / Die Size	45nm SOI	32nm SOI (smaller overall die size)
Performance		35% higher processing throughput*

The above reflect current expectations regarding features and performance and is subject to change.

\*Based on pre-production measurements by AMD labs as of 8/9/11 and comparison of top bin AMD Opteron™ 6200 Series processors to top bin AMD Opteron 6100 Series processors



## PERFORMANCE EFFICIENCY TODAY: AMD'S HPC PRODUCT PORTFOLIO

Energy efficient CPU and discrete GPU processors focused on addressing the most demanding HPC workloads



#### Multi-core x86 Processors

- Outstanding Performance
- Superior Scalability
- Enhanced Power Efficiency

**ATI FirePro™ Professional Graphics** 

- 3D Accelerators For Visualization
- Full support for GPU computation with OpenCL

AMD Accelerated Parallel Processing TECHNOLOGY




- Optimized for server integration
- Single-slot and dual-slot form factors
- Industry standard OpenCL SDK




### A CASE FOR SERVER FUSION - EXASCALE

- Current trajectory puts traditional x86 computing at just over 20Pflops by 2018
- A data center that could achieve an exaflop in 2018 using only x86 processors would consume over 3TW
- To achieve exascale capability by 2018, x86 performance would need to increase by 2x each year, starting in 2010





# HIGH EFFICIENCY LINPACK IMPLEMENTATION ON AMD MAGNY COURS + AMD 5870 GPU



•GPU DPFP Peak: 544 GFLOPS

•GPU DGEMM kernel: 87% of Peak

2.5 GFLOPS/W

HPL code:

•Node DPFP Peak: 745.6 GFLOPS

•Linpack efficiency: 75.5% of Peak

•Linpack scaling across 4 nodes: 70% of Peak







FIAS Frankfurt Institute for Advanced Studies



http://code.compeng.uni-frankfurt.de/

Penguin Computing has successfully installed the world's first HPC cluster powered by AMD accelerated processing units (APUs) at Sandia National Labs in Albuquerque, New Mexico.


The Altos A2A00 system comprises 104 servers powered by A-series Fusion Llano APUs (one chip per server) with four x86 cores and 320/400 stream processors that are interconnected through a QDR Infiniband fabric. It delivers a theoretical peak performance of **59.6TFLOPs**. The Altus 2A00 was specifically designed by Penguin Computing, in partnership with AMD, to support the AMD Fusion APU architecture. It is the world's first Fusion APU system in a rack mountable chassis in a 2U form factor.



AMD

Penguin Altus 2A00 Leverage AMD's APU architecture for HPC

#### NOW THE AMD FUSION™ ERA OF COMPUTING BEGINS




APU: Fusion of CPU & GPU compute power within one processor

High-bandwidth I/O


#### **GRAPHICS AND MEDIA PROCESSING EFFICIENCY IMPROVEMENTS**

### 2010 IGP-based Platform

#### 2011 APU-based Platform



Bandwidth pinch points and latency hold back the GPU capabilities



- 3X bandwidth between GPU and memory
- Even the same sized GPU is substantially more effective in this configuration
- Eliminate latency and power associated with the extra chip crossing

AMD

Substantially smaller physical foot print


#### ACCELERATED DATA PARALLEL PROCESSING CAPABILITIES

APU bandwidth enhancements not only improve traditional graphics, but also data parallel compute effectiveness

Both GPUs cooperate on graphics and compute

OpenCL 1.1 and DirectCompute compliant in both the APU and the optional discrete GPU


AMD Fusion Experience Fund is helping to fuel the application developer community



AMD

### INTRODUCING OPENCL™


The open standard for parallel programming across heterogeneous processors





#### IT'S A HETEROGENEOUS WORLD

- Heterogeneous computing
  - The new normal
- Many CPU's 2, 4, 8, ...
- Very many GPU processing elements 100's
- Different vendors, configurations, architectures
- The multi-million dollar question
  - How do you avoid developing and maintaining different source code versions?



AMD

#### WHAT IS OPENCL<sup>™</sup>

Industry Standard
Open Standard
Cross Platform
Multi-Vendor

**CPUS** Multiple cores driving performance increases

Emerging Intersection **GPUS** Increasingly general purpose data-parallel

computing

Royalty FreeBroad ISV Support

Multi-processor programming – e.g. OpenMP Heterogeneous Computing

OpenCL

Graphics APIs and Shading Languages

OpenCL<sup>™</sup> is a programming framework for heterogeneous compute resources

Source Khronos

#### **OPENCL™ WORKING GROUP**


#### Initial proposal made by Apple

- A broad diversity of industry perspectives
- Processor vendors, application developers, system OEMs, tool vendors, ...



AMD

#### **OPENCL™ FRAMEWORK**




# HELLO WORLD - HOST PROGRAM

```
// create the OpenCL context on a GPU device
cl context = clCreateContextFromType(0,
   CL DEVICE TYPE GPU, NULL, NULL, NULL);
                                                           // build the program
                                                           err = clBuildProgram(program, 0, NULL, NULL, NULL,
                                                                                                         NULL);
// get the list of GPU devices associated with context
clGetContextInfo(context, CL CONTEXT DEVICES, 0,
                                                           // create the kernel
                                         NULL, &cb);
                                                           kernel = clCreateKernel(program, "vec add", NULL);
devices = malloc(cb);
                                                           // set the args values
clGetContextInfo(context, CL CONTEXT DEVICES, cb,
   devices, NULL);
                                                           err = clSetKernelArg(kernel, 0, (void *) &memobjs[0],
                                                                                              sizeof(cl mem));
// create a command-queue
                                                           // set work-item dimensions
cmd queue = clCreateCommandQueue(context, devices[0],
                                                           global work size[0] = strlen("Hello World");;
   \overline{0}, NULL);
                                                           // execute kernel
memobjs[0] = clCreateBuffer(context,CL_MEM_WRITE_ONLY,
                                                           err = clEnqueueNDRangeKernel(cmd queue, kernel, 1,
                                                               NULL, global work size, NULL, 0, NULL, NULL);
   sizeof(cl char)*strlen("Hello World", NULL,
                                                           // read output array
                                             NULL);
                                                           err = clEnqueueReadBuffer(cmd queue, memobjs[0],
// create the program
                                                               CL TRUE, 0, strlen("Hello World") *sizeof(cl char),
program = clCreateProgramWithSource(context, 1,
                                                               dst, 0, NULL, NULL);
   &program source, NULL, NULL);
```

AMD

# HELLO WORLD - HOST PROGRAM




#### AMD RADEON™ HD 6900 SERIES

RADEDN GRAPHICS

- Dual graphics engines
- VLIW4 core architecture
- Fast 256-bit GDDR5 memory interface
  - Up to 5.5 Gbps


#### <u>HD 6970</u>

- 1536 Stream Processors
- 2.7 TFLOPs SP
- 683 GFLOPs DP



#### CORE DESIGN

- VLIW4 thread processors
  - 4-way co-issue
  - All stream processing units have equal capabilities
    - Special functions (transcendentals) occupy 3 of 4 issue slots



#### EXPOSING PARALLELISM

#### **C** function

```
for (int i = 0; i < 24; i++)
{
            Y[i] = a*X[i] + Y[i];
}</pre>
```


Serial execution, one iteration after the other



#### EXPOSING PARALLELISM

**C** function

#### **OpenCL kernel**




Serial execution, one iteration after the other

Parallel execution, multiple iterations at the same time

#### WORK ITEM


Think of work item as a parallel "thread" of execution






Divide the execution domain into groups

#### Can exchange data and synchronize inside a group





## **MEMORY SPACES**




#### **MAPPING WORK-GROUPS ON GPUS**


- Work-groups with multiple wavefronts → all wavefronts in same work-group scheduled on same SIMD
- Work-group size should be integral multiple of wavefront size
- (Advanced) Tip: When possible, pass work-group size at OpenCL kernel compile time









## MAPPING WORK-GROUPS ON CPUS







## PERFORMANCE DEVELOPER TOOLS

DEVELOPER TOOLS SUITE



#### AMD APP SDK - OVERVIEW

#### OpenCL 1.1

#### Windows 7, Linux

- Apple OpenCL support thru MacOS

#### Hardware Support

- Fusion APUs
- Discrete GPUs (Evergreen N Islands + ...)
- X86 (SSE3, SSE4. XOP, FMA4)

#### Khronos (khr) OpenCL extensions

- Atomics
- Images
- GL Sharing
- D3D10 Sharing
- Bytes / shorts
- Device fission (CPU)
- FP64 (double precision) (CPU/GPU Cypress)

- AMD (amd) OpenCL extensions
  - FP64 (double precision)
  - Media Ops (SAD, Pack, Unpack,...)
  - Printf
  - Popcnt
- OpenVideo Decode UVD (Windows 7)
- Multi-GPU (Windows 7)
- FFT and BLAS-3 Libraries
- Binary Image Format / Offline Compile
- Developer Tool Suite (Later slides)
  - Debugger, Profiler, Optimizers
- Graphics Driver releases
  - OpenCL run-time available by default in Catalyst driver builds (Windows)
  - Silent install (Windows)



- OpenCL and OpenGL API level Debugger, Profiler and Memory Analyzer
  - Access internal system information
  - Find bugs
  - Optimize compute performance
  - Minimize memory usage
- Windows, Linux and MacOS

- Proven mature product (6+ yrs)
- Widely deployed
  - 10k-s of users
  - Multiple industries



gDEBugger - GRTeaPot				X
File Edit View Debug Breakpoints Tools Help				
: 🏂 🗠 🍇 🤅 🕨 刘 🏓 📗 🔳 i Thread 0 (3 🔹	🔹 Context 1 🔹 🗧 🔴 🗎 📲 📴 🛱 🗊	Interactive break 🔹 🗐 🔟 🕌 🛔 🔓 😵 💈	A B : 🛯 🔦 🗛 🕈 🖬 🛢	
OpenGL Function Calls History X	OpenGL State Variables	X Calls Stack X	Properties	Х
Context 1 - 17 OpenGL function calls          E glUniform1fARB(1, 0.7)         E glUniform1fARB(0, 0)         +@ glStringMarkerGREIMEDY(Drawing scene objects)         #glBindTexture(GL_TEXTURE_20, 1)         # glTevEnvf(GL_TEXTURE_ENV, GL_TEXTURE_ENV	OpenGL State Variable Name         Value           GL_VIEWPORT         {0, 0, 239, 239}           GL_PROJECTION_MATRIX         {2, 0, 0, 0} (0, 2, 0,           GL_MODELVIEW_MATRIX         {1, 0, 0, 0} (0, 1, 0, $\clubsuit$ Add State Variable	GRTeapotOGLCanvas::drawScene - grteapotoglc      GRTeapotOGLCanvas::printWindow - grteapotoglcanva     GRTeapotOGLCanvas::onIdle - grteapotoglcanva     GRTeapotOGLCanvas::onIdle - grteapotoglcanva     wxAppConsole::HandleEvent - wxbase28_vc_cus     wxEvtHandler::ProcessEventIfMatches - wxbase2     wxEvtHandler::ProcessEventIfMatches - wxbase2     wxEventLoopManual::Run - wxmsv28_core_vc_c	OpenGL state variable           Variable name: GL_PROJECTION_MATRIX           Variable value:           {2, 0, 0, 0}           {0, 2, 0, 0}           {0, 0, -2, -1}	THE STREET
Performance Graph		X Debugged Process Events X	Performance Dashboard	Х
	Counter Name     Value     Scaled Value       Frames/sec Context 1     256     256 [1]       OGL calls/frame: Context 1     33     3 [Auto scale]       CPUs Average Utilization     59     59 [1]       Add performance counter     59     59 [1]	Y Process Run Started     Y Thread Created: 4948     Thread Terminated: 4948     S Debug String: Debugged process API connection D1 DLL Loaded: C:\Windows\system32\nvoglv32.dll U D1 DLL Loaded: C:\Windows\system32\nvoglv32.dll	278         189         100           255.9         33.0         59.1           Frames/sec         OGL cals/         CPUs Avera	¢
				d.

## GDEBUGGER 6.0 (VISUAL STUDIO EXTENSION)

- Visual Studio 2010 extension
  - Native look and feel
  - Find bugs
  - Shortens development time
  - Minimize memory usage

Includes all gDEBugger's capabilities

- OpenCL and OpenGL
- Trace OpenCL API calls
- Single step through OpenCL Kernels
- Insert breakpoints into OpenCL kernels
- View Kernel local variables, buffers & images





AMD

					_	
👓 OpenCLSamplesMinimal (Debugging) - M	licrosoft Visual Studio (Admi	nistrator) - Experimental Instance				
File Edit View Qt Project Build De	ebug gDEBugger Tea <u>m</u>	IncrediBuild Data Tools Test Window Help				
	- (" - <b>.</b> - <b>.</b> ) D	Debug - Win32 - 🙆		- 🔍 🕾 🚮 🖄 🏷 🛃 😫	· · _	
■私国 № 帽 建建    日 2   0			1 de marca	집   수 월 (3 월 Hex ☆   중		
Process: [8116] NBody.exe	Thread: [6728] Thread	22 • V Stack Frame: 0x0000001(	() Line 33	<b>•</b>		
gDEBugger Explorer 🛛 🔻 🕂 🗙	OpenCLContext2-CLProgr	am000.cl × NBody.hpp NBody_Kernels.cl NBod	dy.cpp			•
AMD 🕽	unsigned in	t numTiles = numBodies / localSize;				÷
👍 NBody						<b>^</b>
🛓 📋 GL Context 1		of this work-item				
CL Context 1		s = pos[gid]; = (float4)(0.0f, 0.0f, 0.0f, 0.0f);				
CL Context 2	110dt4 dtt	= (110414)(0.01, 0.01, 0.01, 0.01);				
Buffers	→ for(int i =	0; i < numTiles; ++i)				
CL Buffer 1	1	-,				
CL Buffer 2	// loa	d one tile into local memory				
	int id	x = i * localSize + tid;				
CL Buffer 4	localP	<pre>bos[tid] = pos[idx];</pre>				
Command Queues						
Command Queue 1		hronize to make sure data is available for pr	rocessing			
OpenCL Programs	barrier 🔮	(CLK_LOCAL_MEM_FENCE);				
OpenCL Program 1						Ψ.
Kernel 1 - nbody sim	100 % 👻					•
include a second and a second						• # X
	Locals		₹₽X	breakpoints		· T A
	Locals Name	Value Type	• # X ▲	New - 🗙 👂 🕺 🚱 🥹 🖅 🖏 C	olumns •	
		Value Type 256 Q v unsigned int	• # X	New -   🗙   🔗 📕   🍕 🥹   🛃 🖏   C		"
	Name		• # X \$	New - 🗙   📯 🙇   🍇 🥹   🗐 🗐 C Name	olumns + Labels	" Condition
	Name PlocalSize	256 Q v unsigned int	• # X	New ▼   X   № 🕺   🗞 🎯   🖅 🔩   C Name 		" Condition (no conditio
	Name IocalSize	256     Q. ▼     unsigned int       4     Q. ▼     unsigned int	× + X	New V X X X A C C C C C C C C C C C C C C C C	Labels	" Condition
	Name localSize m numTiles myPos mvVel pos	256         Q         unsigned int           4         Q         unsigned int           (49.941193, 23.511490, 40.914700, 19 Q         float4           (50.00000, 0.000000, 0.000000, 0.000Q         Q           0x03046000         Q		New ▼   X   № 🕺   🗞 🎯   🖅 🔩   C Name 	Labels	" Condition (no conditio
	Name localSize numTiles myPos newVel pos vel	255         Q         unsigned int           4         Q         unsigned int           (49.941193, 23.511490, 40.914700, 19.Q         float4           (50.00000, 0.000000, 0.00000, 0.0000Q         Q           0.03046000         Q           Q         float4           0.03046000         Q           Q         float4*	* # X	New V X X X A C C C C C C C C C C C C C C C C	Labels	Condition (no conditio (no conditio
	Name localSize numTiles myPos newVel pos vel numBodies	256         Q         unsigned int           4         Q         unsigned int           (49.941193, 25.511490, 40.914700, 19. Q         float4           (50.000000, 0.000000, 0.00000, 0.000Q         float4           0x03046000         Q         float4           0x0306000         Q         float4           1024         Q         int		New V X X X A C C C C C C C C C C C C C C C C	Labels	Condition (no conditio (no conditio
	Name CocalSize numTiles numTiles numPos pos vel numBodies deltaTime	256         Q.         unsigned int           4         unsigned int         unsigned int           (49 941193, 23.511490, 40.914700, 19 Q.         Inost4           (50.00000, 0.00000, 0.00000, 0.000 Q.         Inost4           0x03046000         Q.         Inost4           0x0305000         Q.         Inost4           0x05000         Q.         Inost4		New V X X X A C C C C C C C C C C C C C C C C	Labels	Condition (no conditio (no conditio
	Name CoalSize ToumTiles ThewWel Pos Vel ToutedaTime epsSqr	256         Q         unsigned int           4         Q         unsigned int           (49.941193, 23.511490, 40.914700, 19.Q         float4           (0x3046000, 0.00000, 0.00000, 0.000Q         Roat4           (0x3066000         Q         float4*           1024         Q         int           0x05000         Q         float4*           50.00000         Q         float4		New V X X X A C C C C C C C C C C C C C C C C	Labels	Condition (no conditio (no conditio
	Name PlocalSize numTiles numTiles Pos Pos NumBodies dela Time PosSoy dela Time PosSoy Markov PosSoy PlocalPos	256         Q         unsigned int           4         Q         unsigned int           (49.941193, 23.511490, 40.914700, 19.Q         float4           (50.00000, 0.000000, 0.00000, 0.000Q         Q           0.033046000         Q           Q         float4           0.0300600         Q           1024         Q           Q         float4           0.050000         Q           1024         Q           Q         float           0.005000         Q           float         0.005000           Q         float           0.000000         Q           float         float4		New V X X X A C C C C C C C C C C C C C C C C	Labels	Condition (no conditio (no conditio
	Name CoalSize numTiles numTiles numVel pos vel numBodies delaTime delaTime depSqr newPosition	256         Q.         unsigned int           4         unsigned int         (49 941193, 23.511490, 49.914700, 19 Q.         unsigned int           (49 941193, 23.511490, 49.914700, 19 Q.         +         float4         float4           0x030x6000         0.00000, 0.00000, 0.000 Q.         +         float4           0x030x6000         Q.         +         float4           1024         Q.         +         float4           0.005000         Q.         +         float4           0.0050000         Q.         +         float4           0x03106000         Q.         +         float4*		New V X X X A C A C A C A C A C A C A C A C A	Labels	Condition (no conditio (no conditio
	Name PlocalSize numTiles numTiles Pos Pos NumBodies dela Time PosSoy dela Time PosSoy Markov PosSoy PlocalPos	256         Q         unsigned int           4         Q         unsigned int           (49.941193, 23.511490, 40.914700, 19.Q         float4           (50.00000, 0.000000, 0.00000, 0.000Q         Q           0.033046000         Q           Q         float4           0.0300600         Q           1024         Q           Q         float4           0.050000         Q           1024         Q           Q         float           0.005000         Q           float         0.005000           Q         float           0.000000         Q           float         float4		New Y X & X X A Y A Y A Y A Y A Y A Y A Y A Y A Y	Labels	Condition (no conditio (no conditio
nnF 🕷 Sol 👼 Tea 🖉 Pro	Name Construction Name	256         Q.         unsigned int           4         Q.         unsigned int           (49.941193, 23.511490, 40.94700, 19         Q.         + float4           50.00000, 0.000000, 0.0000Q, Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x05000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4*           0x0300000         Q.         + float4*         • float4*	× # X	New Y X & X X A Y A Y A Y A Y A Y A Y A Y A Y A Y	Labels	Condition (no conditio (no conditio (no conditio
😰 gDE 🧖 Sol 🏹 Tea 🔐 Pro	Name Construction Name	256         Q.         unsigned int           4         unsigned int         (49 941193, 23.511490, 49.914700, 19 Q.         unsigned int           (49 941193, 23.511490, 49.914700, 19 Q.         +         float4         float4           0x030x6000         0.00000, 0.00000, 0.000 Q.         +         float4           0x030x6000         Q.         +         float4           1024         Q.         +         float4           0.005000         Q.         +         float4           0.0050000         Q.         +         float4           0x03106000         Q.         +         float4*	× # X	New Y X & X X A Y A Y A Y A Y A Y A Y A Y A Y A Y	Labels	Condition (no conditio (no conditio (no conditio
👰 gDE 🍕 Sol 👼 Tea 🔐 Pro	Name Construction Name	256         Q.         unsigned int           4         Q.         unsigned int           (49.941193, 23.511490, 40.94700, 19         Q.         + float4           50.00000, 0.000000, 0.0000Q, Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x05000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4*           0x0300000         Q.         + float4*         • float4*	× # ×	New Y X & X X A Y A Y A Y A Y A Y A Y A Y A Y A Y	Labels line 52	Condition (no conditio (no conditio (no conditio
👰 gDE 🍕 Sol 📷 Tea 🔐 Pro	Name Construction Name	256         Q.         unsigned int           4         Q.         unsigned int           (49.941193, 23.511490, 40.94700, 19         Q.         + float4           50.00000, 0.000000, 0.0000Q, Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x05000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4*           0x0300000         Q.         + float4*         • float4*	× # ×	New Y X & X A A A A A A A A A A A A A A A A A	Labels line 52	Condition (no conditio (no conditio (no conditio
🔊 gDE र Sol 📠 Tea 🔐 Pro	Name Construction Name	256         Q.         unsigned int           4         Q.         unsigned int           (49.941193, 23.511490, 40.94700, 19         Q.         + float4           50.00000, 0.000000, 0.0000Q, Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x030x6000         Q.         + float4         • float4           0x05000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4           0x000000         Q.         + float4         • float4*           0x0300000         Q.         + float4*         • float4*	× + × ×	New Y X & X A A A A A A A A A A A A A A A A A	Labels line 52	Condition (no conditio (no conditio (no conditio

#### APP PROFILER



Edit View Project Build D • 🛅 • 📂 📕 🥥   🔏 🐴 🛍					uow II	• 1 🖄		-	2 🕾 🖬 🖄 🏷	ء 🛃 🖌
on Explorer 🛛 🔻 🕂 🗙	Stream T	imeline (C:ession2\cltrac	e.txt) × nbody_	sim_k1_Jun	iper1 Ker	nel				•
과 🖧 3 Histogram 🔺		Milliseconds	1795.2	283 1799	.503	1803.724	1807.944	1812.164	1816.384	1820.604
HistogramAtomics		Host Thread 612	cIF	c. <mark>c</mark> clF	. C	cIF c. c cl	c. c cIF	C cIF C	cl c. c clF c	: <b>cl</b> cl
Mandelbrot MatrixMulImage		OpenCL								
MatrixMultiplication	1	Context 0 (02EB1EE8)								
MatrixTranspose		🖃 Queue 0 - Juniper (0	2EB6C10)							
MemoryOptimizations MersenneTwister	1.1	Data Transfer		R.	R	R.	R.	Name: READ B	UFFFR	
MonteCarloAsian		Kernel Execution				n. n.	n.	Device: Juniper		
NBody	ф:	<							e: CL_COMMAND 1809.519 millisecor	
<ul> <li>External Dependencies</li> <li>NBody.cpp</li> </ul>	Host Th	read 612							.809.529 millisecon 9.548 millisecond	d
NBody.hpp	Index	Interface	Da	meters				End Time: 1810	.138 millisecond	
NBody_Kernels.cl	1912	clWaitForEvents							11 microseconds	andPuffer
PrefixSum	1912									
3 QuasiRandomSequence ■ RadixSort	1914	clEngueueNDRangeKern			1400+1+N	IULL: [1024]: [256]:	0.11.100000000		End Time: 1810.293	
RecursiveGaussian	1915	clFinish		36C10				ClEnqueue API Transfer Rate: 2	Duration: 780.755 r	nicrosecono
Reduction	1916	clEnqueueCopyBuffer	026	36C10: 02F04	1D60; 02F	051E0; 0; 0; 16384;	0: []: [00000000			
ScanLargeArrays	1917	clEnqueueCopyBuffer				052E0; 0; 0; 16384;			CL_SU	CCESS
SimpleConvolution	1918	clFinish	026	36C10					CL_SU	CCESS 👻
SimpleDX10	Find:	clEngueueND 🔹 🖓 P	revious 🕥 Next							
🐉 SimpleGL 🏭 SimpleImage										
SimpleMultiDevice	Stream S	ession (C:\Program Files (x		mples\open	cl\cl\app	\NBody\ProfilerOi	itput\Session1\	Session1.csv)		₹₽×
🗿 SobelFilter		View Opti		_						
🐉 Template 🖉	Lau	Inch CSV Show	Kernel Dispatch	Show	Data Irar	nster 🔽 Sh	ow Zero Colun	n		
· · · · ·										
o 🗟 Cl 📠 Pr 📷 Te		Method	ExecutionOrder	GlobalWo	rkSize	GroupWorkSize	Time	LocalMemSize	DataTransferSize	GPRs ^
m Session List 🛛 🔻 🕂 🗙		WriteBuffer	1				0.93427		16	
🔒 🔕 🚱 🚱		WriteBuffer	2				0.38415		16	
on1 - GPU Performance Counters	•	nbody_sim_k1_Juniper1	3	{ 1024	1 1}	{ 256 1 1}	0.65158	4096		12
on2 - Application Trace		CopyBuffer	4				0.16305		16	
		CopyBuffer	5				0.19573		16	
		ReadBuffer	6				0.93579		16	-
	•	III								+
ut										<b>-</b> ₽ ×
chama Danandanay Viguar 🧧 (	ode Defin	ition Window 📃 Output	Results	L 🤼 Find S	Symbol R	esults				

- Run-time OpenCL and DirectCompute<sup>™</sup> profiler
- Identify bottlenecks and optimization opportunities
- Access GPU hardware performance counters for AMD GPUs
- Visualize timeline and API trace for an OpenCL program
- Display IL and ISA (kernal disassembly)
- Visual Studio 2008/2010 Plugin
- Command line version for Linux

#### APP KERNELANALYZER



Stream KernelAnalyzer - OpenCL			X
e Edit Help			
iource Code		- Object Code	
unction AESEncrypt	Compile	Format Radeon HD 4870 (RV770) Assembly	-
		Tomate (Recent to 1070 (CT770) Recently	
5 unsigned char 6 galoisMultiplication(unsigned char a, unsigned char b)	Source type OpenCL	; Disassembly	- Â
7 { 8 unsigned char p = 0;		00 ALU: ADDR(96) CNT(99) KCACHE0(CB0:0-15) KCACHE1(CB1:0-15) 0 x: MOV R1.x, 0.0f	
<pre>8 unsigned char p = 0; 9 for(unsigned int i=0; i &lt; 8; ++i)</pre>	Brook Compiler	y: LSHR T0.y, R0.x, (0x00000008, 1.121038771e-44f).x	
10 { 11 if((bi) == 1)	brook complet	z: MOV R0.z, 0.0f w: MOV R1.w, 0.0f	
11 if((b61) == 1) 12 {		t: RCP_UINT TO.x, KCO[2].x	
13 p^=a; 14		1 x: MOV R2.x, 0.0f v: MOV R1.v. 0.0f	
<pre>15 unsigned char hiBitSet = (a &amp; 0x80);</pre>		z: MOV R1.z, 0.0f	
16 a <<= 1; 17 if(hiBitSet == 0x80)		w: MOV R0.w, 0.0f t: MULLO UINT T0.w, KCO[2].w, PS0	
18 (		2 x: LSHR R4.x, KC1[2].x, (0x00000002, 2.802596929e=45f).x	
19 a ~= 0x1b; 20 }		y: SUB_INT, 0.0f, PS1 z: NOV R3.z, 0.0f	
21 b >>= 1;		w: MOV R2.w, 0.0f	
22 } 23 return p;		t: MULHI_UINT T0.z, KCO[2].x, T0.x 3 x: CNDE_INT, PS2, PV2.y, T0.w	
24 }		y: MOV R0.y, 0.0f	
25 26 inline uchar4		z: MOV R4.z, 0.0f w: MOV R4.w, 0.0f	
27 sbox(global uchar * SBox, uchar4 block)		t: RCP_UINT T1.w, KC0[2].y	
<pre>28 { 29 return (uchar4) (SBox(block.x), SBox(block.y), SBox(block.z), SBox()</pre>		4 x: MOV R3.x, 0.0f y: MOV R2.y, 0.0f	
30 }		z: MOV R2.z, 0.0f w: MOV R3.w, 0.0f	
31 32 uchar4		t: MULHI_UINT, PV3.x, T0.x	
33 mixColumns(_local uchar4 * block,private uchar4 * galiosCoeff, uns: 34 {		5 x: MOV R5.x, 0.0f y: ADD INT , T0.x, PS4	
35 unsigned int bw = 4;		z: SUB_INT, TO.x, PS4	
36 37 uchar x, y, z, w;		w: MOV R5.w, 0.0f t: MULLO UINT T1.z, KCO[2].y, T1.w	
38	Macro Definitions	6 x: CNDE_INT, T0.z, PV5.y, PV5.z	
<pre>39 x = galoisMultiplication(block[0].x, galiosCoeff[(bw-j)%bw].x); 40 y = galoisMultiplication(block[0].y, galiosCoeff[(bw-j)%bw].x);</pre>	Symbol Value	y: SUB_INT, 0.0f, PS5 z: MOV R6.z, 0.0f	
<pre>41 z = galoisMultiplication(block[0].z, galiosCoeff[(bw-j)4bw].x);</pre>	RUNTEST 1	w: MOV R6.w, 0.0f	
<pre>42 w = galoisMultiplication(block[0].w, galiosCoeff[(bw-j)%bw].x); 43</pre>		t: NULHI_UINT T1.y, KCO[2].y, T1.w 7 x: MOV R6.x, 0.0f	-
۲	<	<	F.
Compiler Statistics (Using CAL 10.3)			
Name GPR Scratch Reg Min Max Avg ALU Fetch Write Est Cycles ALU:F		ighput	
Radeon HD 4890 16 0 11.70 1078.50 241.19 485 11 6 241.19 Radeon HD 4770 16 0 14.63 1348.13 301.48 485 11 6 301.48	2.67 ALU Ops 0.07 56 M Th 2.67 ALU Ops 0.05 40 M Th		
Radeon HD 4870 16 0 11.70 1078.50 241.19 485 11 6 241.19	2.67 ALU Ops 0.07 50 M Th	reads/Sec	
Radeon HD 4670 15 8 16.75 1445.50 206.36 466 26 20 206.36 Radeon HD 4550 16 0 58.50 5392.50 766.36 485 11 6 766.36	2.29 ALU Ops 0.04 29 M Th 5.40 ALU Ops 0.01 6 M Th		
Radeon HD 5870 19 0 10.30 20864.20 758.89 581 8 1 758.89	8.41 ALU Ops 0.04 36 M Th	reads\Sec	
Radeon HD 5770 20 0 7.00 20352.90 646.31 546 8 1 646.31 Radeon HD 5670 20 0 14.00 40705.80 591.32 546 8 1 591.32	7.16 ALU Ops 0.02 21 M Th 10.42 ALU Ops 0.01 10 M Th		
	16.20 ALU Ops 0.01 4 M Th	reads\Sec	
Compiler Output			
Narning:W000:Barrier caused limited groupsize			
Narning:W000:Barrier caused limited groupsize Narning:W000:Barrier caused limited groupsize			E
Warning:W000:Barrier caused limited groupsize Warning:W000:Barrier caused limited groupsize			
Narning:W000:Barrier caused limited groupsize Narning:W000:Barrier caused limited groupsize			
			+

- Version of GPU ShaderAnalyzer tool targeting Accelerated Parallel Processing
- Statically analyze of OpenCL Kernels for AMD Radeon GPUs.
- Display compiled Kernels as IL or GPU ISA
- Display statistics from the AMD Kernel Compiler
- Estimate Kernel performance
- Includes support for previous 12 versions of Catalyst Driver

## CODEANALYST PERFORMANCE ANALYZER


🖹 🖹 🚺 🖗	Assess performance	🗉 👩 🗈 🌗					
est.caw	Overall assessment 🔹 Manag	e					
TBP Sessions	System Graph Processes matrix_omp.exe - Data matrix_omp.exe - matrix_omp.cpp 4						
Single Dual EBP Sessions	C:\CodeAnalyst\Examples\matrix\matrix_omp	Release matrix_omp.exe	$\frown$				
Dual	Line Source Cod CPU docks IPC DC miss rate *						
Thread Sessions	88 #endif	0	0 9				
IBS Sessions	89 #ifdef PARALLEL	0	0 0				
	90 int i, j, k ;	0	0 0				
	91 #pragma omp parallel fo	r private(j, 0	0 0				
	92 for (i = 0 ; i < N	2 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0				
	93 for (k = 0 ; k	< N ; k++) { 0	0 0				
	94 for (j = 0	; j < N ; j+ 38	1.05 0				
	95 matrix_	r[i][j] = ma 0	0				
	96 mat	rix_a[i][k] 146290	0.96 0.01				
	97 }	0	0 0				
	98 }	0	0 0				
	(		+				

- Profiling suite to identify, investigate and tune code performance on AMD platforms
- Find time critical hot-spots
  - C, C++, Fortran
  - Java, .Net managed cod
- •Diagnose performance issues
  - Time based profiling
  - Event based sampling
  - Instruction based sampling
- Identify thread-affinity and core utilization problems
- Windows and Linux platforms



AMD

# LINUX





#### AMD APP OPENCL FOR LINUX

#### • SDK 2.5

- Linux OpenCL SDK available
- gDEBugger
- LLVM optimization passes
- APP Profiler
- Code Analyst
- Multicoreware
  - Parallel Path Analyzer
  - Task Manager
  - GMAC



OpenCL


redhat.

ubuntu®

v11.3

- Open standard
- Closed implementation





# **FUSION**


#### A PATH TO THE FUTURE



## FSA ROADMAP

Physical Integration	Optimized Platforms	Architectural Integration	System Integration
Integrate CPU & GPU in silicon	GPU Compute C++ support	Unified Address Space for CPU and GPU	GPU compute context switch
Unified Memory Controller	User mode schedulng	GPU uses pageable system memory via CPU pointers	GPU graphics pre-emption Quality of Service
Common Manufacturing Technology	Bi-Directional Power Mgmt between CPU and GPU	Fully coherent memory between CPU & GPU	Extend to Discrete GPU

#### **OPENCL DRIVER STACK (NOW)**








AMD user mode component

AMD kernel mode component

All other SW contributed by AMD or 3<sup>rd</sup> parties

# AMD

#### **OPENCL DRIVER STACK (FSA)**






AMD user mode component

AMD kernel mode component

All other SW contributed by AMD or 3<sup>rd</sup> parties



# **QUESTIONS?**





#### **Disclaimer & Attribution**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes.

NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners.

OpenCL is a trademark of Apple Inc. used with permission by Khronos.

© 2011 Advanced Micro Devices, Inc. All rights reserved.